IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No.: 040301/0578

In re patent application of:

Nobutoshi AOKI et al.

Serial No.: 09/440,928

Filed: November 16, 1999

Group Art Unit: 2811

Examiner: Unassigned

For: SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING INSULATED GATE

FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING

REPLY TO RESTRICTION REQUIREMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In reply to Examiner's wanting to obtain an oral restriction election, and to confirm the oral election made via telephone on February 8, 2001, Applicant hereby elects Group I, Claims 1-11, 15-21, 23, and 25-27, for prosecution in the subject application.

Applicant, of course, reserve the right to file a divisional application covering the subject matter of the non-elected claims.

Receipt of the initial Office Action on the merits is awaited.

Respectfully submitted,

February 8, 2001

Phillip J. Articola

Registration No. 38,819

FOLEY & LARDNER 3000 K Street, N.W. Suite 500 Washington, D.C. 20007-5109 (202) 672-5300

TECHNOLOGY CENTER 2800

002.538264.1